Euroben Benchmark Results for the Hitachi S3800

نویسنده

  • Aad J. van der Steen
چکیده

In this contribution we report benchmark results obtained with the EuroBen Benchmark version 3.0. Results for one CPU are presented. To add some perspective, we occasionally compare some of the results with those obtained on Cray systems (Y-MP and C90), NEC systems (SX-3/12 and /14), and a Siemens-Nixdorf S200.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

The benchmark of the EuroBen group

The EuroBen group has been established in mid 1990 by a group of people that was concerned about obtaining the performance proole of high-performance scientiic computers. To this end a benchmark was designed which is distributed between the members of the group. As the founders of EuroBen believe that characterisation of the performance for high-performance scientiic computers cannot be 1e by a...

متن کامل

Status and direction of the EuroBen benchmark

In this contribution we report on the status of the EuroBen Benchmark. In addition, we describe the directions to take in future versions of the benchmark and we discuss some problems that have to be addressed.

متن کامل

Evaluation of the Intel Clovertown Quad Core Processor

We evaluated the Intel Clovertown quad core processor by means of the EuroBen Benchmark. The single-core performance was assessed as well as the shared-memory parallel performance with OpenMP. In addition, the distributed-memory performance was measured using MPI and some linear algebra tests and an FFT test were performed using Intel’s MKL library. The single-core performance turns out to be g...

متن کامل

Implementation and Evaluation of OpenMP for Hitachi SR8000

This paper describes the implementation and evaluation of the OpenMP compiler designed for the Hitachi SR8000 Super Technical Server. The compiler performs parallelization for the shared memory multiprocessors within a node of SR8000 using the synchronization mechanism of the hardware to perform highspeed parallel execution. To create an optimized code, the compiler can perform optimizations ac...

متن کامل

Architecture and Performance of the Hitachi SR2201 Massively Parallel Processor System

RISC-based Massively Parallel Processors (MPPs) often show low efficiency in real-world applications because of cache miss penalty, insufficient throughput of the memory system, and poor inter-processor communication performance. Hitachi's SR2201, an MPP scalable up to 2048 processors and 600 GFLOPS peak performance, overcomes these problems by introducing three novel features. First, its proce...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1993